Pins rather than sockets on this sheet

SYNC_INTERFACE

Upstream Clocks

Downstream Clock

PL11 HD_0.1"_2X6

IC5 SN65LVDS105D

SYNC_CLK_UP

SYNC_CLK_UP_EN

Settings for mode 1: datasheet page 4

SYNC_CLK_DOWN_EN

IC6 CDCM1802_RGTT QFN_16RGT

close to pins

62K available Farnell not 60K???? Rs 60K4 618-1739 reel 5000

SYNC_CLK_DOWN

DOWN_CLK

DOWN_CLK#

H/Sgnd

C21 C22 C23 C24 C25 0.1UF 10UF 0805R

C26 C27 C28 C29 C30 0.1UF 10UF 0805R

PL15 HD_0.1"_2X4

PL16 HD_0.1"_2X4

PL17 HD_0.1"_2X4

PL18 HD_0.1"_2X4

HD_2X4ST

Send

Recv

IC7 SV75LVDS389

SEND_BUS_0

SEND_BUS_1

SEND_BUS_2

SEND_BUS_3

SEND_BUS_4

SEND_BUS_5

SEND_BUS_6

SEND_BUS_7

SEND_BUS

TX_ENABLE

C31 C32 C33 C34 C35 0.1UF 10UF 0805R

IC8 SN75LVDS388A

RX_ENABLE

RECV_BUS

RECV_BUS_0

RECV_BUS_1

RECV_BUS_2

RECV_BUS_3

RECV_BUS_4

RECV_BUS_5

RECV_BUS_6

RECV_BUS_7

C36 C37 C38 C39 C40 0.1UF 10UF 0805R

R5 R6 R7 R8 R9 R10 R11 R12 100R 0402

Place at the receiver pins

D+3.3V VCC_3.3

DGND GND_IN

HEP, Imperial College, London		
Title: USBDAQ/CALICE		Engineer:
Subtitle: SYNC INTERFACE		Drawn by:
		Ver: v11.rxl
Sheet:	of:	Date: 21.6.07